ne type a plus sign (+) inside this box

10/5/

A

PTO/SB/05 (4/98)

Approved for use through 09/30/2000 OMB 06러 0여억 Patent and Trademark Office U.S. DEPARTMENT OF 즉기 세독당을

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB CO

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 042390.P5727

First Inventor or Application Identifier | Nhon Toai Quach

Title ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

Snly for new non	provisional applications under 37 CFR 1 53(b))	Express Mail Label I	Vo. EL466331	030US		50
	APPLICATION ELEMENTS ter 600 concerning utility patent application contents	, <i>F</i>	DDRESS TO:	Assistant Com Box Patent Ap Washington, D		C841 U
	ansmittal Form t an original, and a duplicate for fee pro		Microfiche Comp	outer Program (Ap		
- Descr - Cross - Stater	red arrangement set forth below) iptive title of the Invention References to Related Applications nent Regarding Fed sponsored R & D	14.] (if a b.	applicable, all neces Computer Re Paper Copy (esary) eadable Copy identical to compl	uter copy)	
- Backg - Brief S - Brief I - Detail	ence to Microfiche Appendix round of the Invention Summary of the Invention Description of the Drawings (if filed) ed Description	7. 🗖		rifying identity of a YING APPLICA rs (cover sheet &	TION PARTS	
- Claim - Abstra	s) ct of the Disclosure	8. 🗆	37 C.F.R. § 3.73(t (when there is an	assignee)	Power of Attor	ney
4. Oath or Dec	g(s) (35 U.S.C. 113) [Total Sheets 2.] claration [Total Pages 6.] Newly executed (original copy)	9. 🗖 10. 🔀	English Translatio Information Disclo Statement (IDS)/F	osure	oplicable) Copies of IDS Citations	3
b. 🗖 (Copy from a prior application (37 C.F.R. for continuation/divisional with Box 16 or DELETION OF INVENTOR(S) Signed statement attached deleti	completed) 12. 🔀	Preliminary Amen Return Receipt Po (Should be specifi	ostcard (MPEP 50	3)	
	inventor(s) named in the prior appsee 37 CFR §§ 1.63(d)(2) and 1.	plication, 13.	*Small Entity Statement(s) Certified Copy of	Status still pro	ed in prior application, oper and desired i(s)	
ENTITY FEES, A	IS 1 & 13 IN ORDER TO BE ENTITLED TO P SMALL ENTITY STATEMENT IS REQUIRED IF ONE FILED IN A PRIOR APPLICATION IS I § 1.28).	(37 C.F.R.	Other:	s ciameu)		
Prior applie For CONTINUATI considered a part	cation Information. Examiner ON or DIVISIONAL APPS only. The entire di of the disclosure of the accompanying contin on when a portion has been inadvertently omit	ntinuation-in-part (CIP sclosure of the prior application or divisional applicated from the submitted a	of prior applic cation, from which an or ation and is hereby inco pplication parts.	cation No: Group/Art Unit: _ ath or declaration is:	supplied under Box 4b, is	5
	17.	CORRESPONDEN	ICE ADDRESS	``		
Custon	i	Customer No. or Attach bar	······································	or 🔀 Com	espondence address be	xlow
Name	BLAKELY, SOKOLO	JFF, TAYLOR & Z	LAFMAN LLP			
Address	12400 Wilshire Boulev	ard, Seventh Floor			74	
City	Los Angeles	State	California	Zip Cod		
Country	U.S.A.	Telephone	(714) 557-3800	0 <i>Fa</i> .	x (714) 557-3.	347

Approved for use through 09/30/2000 OMB 0651-0032
Patent and Trademark Office US DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMITTAL for FY 2000

Patent fees are subject to annual revision
Small Entity payments must be supported by a small entity statement,
otherwise large entity fees must be paid. See Forms PTO/SB/09-12.
See 37 C F R §§ 1 27 and 1 28

TOTAL AMOUNT OF PAYMENT

(\$) 768.00

	Complete if Known
Application Number	
Filing Date	September 30, 2000
First Named Inventor	Nhon Toai Quach
Examiner Name	
Group/Art Unit	
Attorney Docket No.	042390.P5727

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)	
1. The Commissioner is hereby authorized to charge	3. ADDITIONAL FEE	
Indicated fees to	Large Entity Small Entity	
The Commissioner is hereby authorized to credit any over payments to	Large Entity Small Entity Fee Fee Fee Fee Fee Fee Description Fee	Doid
Deposit	Code (\$) Code (\$)	Paid
Account Number 02-2666	105 130 205 65 Surcharge - late filing fee or oath	
Deposit	127 50 227 25 Surcharge - late provisional filing fee or	
Account Name Blakely, Sokoloff, Taylor & Zafman LLP	cover sheet.	
realite	139 130 139 130 Non-English specification 147 2,520 147 2,520 For filing a request for reexamination	
Charge Any Additional Fees Required Under 37 CFR §§ 1 16,1 17, 1 18 and 1 20	112 920* 112 920*Requesting publication of SIR prior to	
	Examiner action	
2. ☑ Payment Enclosed: ☐ Money ☐ Other	113 1,840* 113 1,840*Requesting publication of SIR after Examiner action	
- Older -	115 110 215 55 Extension for response within first month	
FEE CALCULATION	116 380 216 190 Extension for response within second month	
BASIC FILING FEE	117 870 217 435 Extension for response within third month	
Large Entity Small Entity	118 1,210 218 680 Extension for response within fourth month	
Fee Fee Fee Fee Description Fee Paid	128 1,850 228 925 Extension for response within fifth month	
Code (\$) Code (\$)	119 300 219 150 Notice of Appeal	
T01 690 201 345 Utility filing fee \$690.00	120 300 220 150 Filing a brief in support of an appeal	
706 310 206 155 Design filing fee	121 260 221 130 Request for oral hearing	
108 690 208 345 Reissue filing fee	138 1,510 138 1510 Petition to institute a public use proceeding	
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable	
3 2	141 1,210 241 605 Petition to revive - unintentional	
(,)	142 1,210 242 605 Utility issue fee (or reissue)	
2. EXTRA CLAIM FEES Extra Fee from	143 430 243 215 Design issue fee	
GENERAL TECTAL	144 580 244 290 Plant issue fee	
fal Claims 20 - 20 = 0 X 18.00 = 0	122 130 122 130 Petitions to the Commissioner	
aims 4 - 3 = 1 X 78.00 = \$78.00	123 50 123 50 Petitions related to provisional applications	
ultiple Dependent	126 240 126 240 Submission of Information Disclosure Stmt	
r number previously pard, rf greater, For Reissues, see below Large Entity Small Entity	581 40 581 40 Recording each patent assignment per property (times number of properties)	
Fee Fee Fee Fee Description Code (\$) Code (\$)	146 790 246 395 Filing a submission after final rejection (37 CFR 1.129(a))	
103 18 203 9 Claims in excess of 20	149 790 249 395 For each additional invention to be	
102 78 202 39 Independent claims in excess of 3	examined (37 CFR 1.129(b))	
104 260 204 130 Multiple Dependent claim, if not paid	Other fee (specify)	
109 78 209 39 **Reissue independent claims over original patent	Other fee (specify)	
110 18 210 9 **Reissue claims in excess of 20 and over original patent		
SUBTOTAL (2) (\$) 78.00	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)	
SUBMITTED BY	Complete (if applicable)	=

UNITED STATES PATENT APPLICATION

FOR

ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

Inventors:

NHON TOAI QUACH LEN SCHULTZ

Prepared by:

Blakely, Sokoloff, Taylor & Zafman LLP 12400 Wilshire Blvd., Suite 700 Los Angeles, California 90025 (714) 557-3800

10

15

20

25

30

ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

FIELD OF THE INVENTION

This invention relates to computer memory error recovery and, more particularly, to error recovery from errors detected during speculative memory accesses.

BACKGROUND OF THE INVENTION

A general purpose computer uses a central processor unit (CPU) to perform instructions on data. The instructions to be executed and the data required by those instructions are read from a computer memory. The overall speed of the computer is affected both by the speed at which the CPU can execute instructions and the speed at which the memory can provide instructions and data to the CPU. To improve the speed at which instructions and data are supplied by the memory, modem computers often issue and complete memory transactions speculatively. That is, the processor predicts what instructions and data are likely to be needed in the near future and the memory is accessed to obtain instructions and/or data prior to the actual requirement for the speculatively accessed memory contents.

Computer memories are subject to a variety of transient failures that result in corruption of the content of a particular memory location. While such transient corruption is infrequent, the consequences of such corruption, particularly if the content represents an instruction to be executed, can be catastrophic to the proper execution of a computer program. Computers may include means to detect errors in the contents retrieved by a memory access. There may be further means to correct at least some detected errors. Such error detecting and correcting means generally introduce a substantial delay in the processing when an error is detected. Uncorrected errors may require abnormal termination of an executing program. Simplicity and low-cost in error recovery processing is favored over speed because memory errors are encountered infrequently.

In a computer that uses speculative memory accesses, memory errors may be detected during a speculative memory access. A significant proportion

10

of the memory accesses may be speculative accesses in a computer that uses speculative accesses. A significant proportion of the speculative accesses may be for memory contents that will not be used by the CPU during the time the contents are available from the speculative access. The delays introduced by the error recovery processing for speculatively accessed corrupted memory contents adds an unnecessary overhead when the contents are not actually required by the CPU. An uncorrectable error detected during a speculative access can cause a potentially unnecessary abnormal termination of an executing program.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a computer system that embodies the invention.

Figure 2 is a flowchart of the method of the invention.

10

15

20

25

30

DETAILED DESCRIPTION OF THE INVENTION

Memory includes any source of instructions and/or data that a machine, such as a computer, can access. Memory can include, but is not limited to, cache memory including both tags and data, random access memory (RAM), read-only memory (ROM), bulk storage devices such as fixed or removable disks including both read-write and read-only devices, and network devices that provide data accessed from other computers or other devices not directly part of the accessing computer.

A machine-readable medium includes any mechanism that provides, stores, or transmits information in a form readable by a machine, such as a computer. A machine-readable medium includes, but is not limited to, read only memory (ROM), random access memory (RAM), magnetic disk storage media, optical storage media, flash memory devices, and electrical, optical, acoustical or other form of propagated signals, such as carrier waves, infrared signals, or digital signals.

Logical indications such as true and false include any form of information that is defined and interpreted to indicate a particular logical condition. For example, a single bit flag has two logical states, commonly indicated as 0 and 1. The logical state 0 of such a flag may indicate false in one embodiment of a logical indication. In another embodiment, 0 may indicate true. Logical indications may have more than two states with particular values defined to indicate particular logical states.

A system is a combination of devices that includes a machine, and a memory coupled to the machine. A system may include additional elements in support of the machine and memory such as error detection mechanisms. A machine, such as a computer for example, that loads data values from a memory may use an error detecting mechanism for detecting errors in the values loaded from the memory. Errors are differences between the value as stored into the memory and the value as loaded from the memory. These errors may be "soft" errors that occur intermittently due to cosmic ray and alpha particle bombardment of the memory device. An example of a mechanism for detecting errors is a parity bit associated with a memory value. The error detecting mechanism may also provide for correcting some errors. An example

15

20

25

30

of such a mechanism is an error correcting code (ECC) associated with a memory value. The error detecting mechanism may provide a memory fault indication that is true if an error in the memory is detected while executing a memory load request to retrieve a value from the memory. A cache memory error on a line that is clean or shared can be corrected by invalidating the line. If the line is dirty, then the error is not recoverable.

Figure 1 shows a computer system that embodies the invention. The exemplary system may include a machine 10 coupled to a read-only memory 18, a random access memory 22, and one or more peripheral devices 24 by a bus 16. Instructions for an error handler 20 according to the present invention may be stored in the read-only memory 18 which when executed by the machine 10, cause the machine to perform operations to respond to memory error indications and provide recovery from the memory error. The memory error handler may be executed by the machine when a memory load request returns a value retrieved from the memory with the memory fault indication set true. If the memory error handler is unable to correct the memory error, recovery may be termination of the program that issued the memory load request. If the memory error handler is able to correct the memory error, recovery may require a lengthy sequence of instruction to perform the correction.

Figure 2 shows a flowchart of instruction execution for a memory error handler that embodies the present invention. The memory error handler receives a memory fault indication 100. If the memory fault indication is not true there is no memory error to be handled and the memory error handler returns 104 without performing any error handling. It will be appreciated that in other embodiments the memory error handler will not be executed unless there is a memory fault indication and the memory error handler may not receive or test the memory fault indication since that test will have occurred outside the memory error handler.

The memory error handler according to the present invention may handle errors generated by speculative loads differently from errors generated by non-speculative loads. If the memory load request is speculative, the memory value is being loaded in anticipation of a future need for that value.

10

15

20

25

30

The speculatively loaded value may or may not actually be used. It may be desirable to defer performing error correction for errors generated by speculative loads. The load instruction may be a special speculative load instruction that sets a testable flag to indicate that a speculative instruction is being executed that may be used as a speculative load indication. The software that issues the load instruction may know that the load is speculative and provide a speculative load indication.

A memory handler according to the present invention may receive a speculative load indication 106 that is true if the memory load request was issued speculatively. If the speculative load indication is not true 108, control is passed to the instructions for performing error recovery 120. If the memory fault indication is true 102 and the speculative load indication is true 108, then an error indication that the returned value is invalid may be provided 116. This allows error recovery to be deferred for errors that are detected during speculative memory accesses. Deferral is the process of generating a deferred exception indicator 116 and not performing the error recovery 120 at the time of its detection (and potentially never at all). The memory error handler returns 118 control to the program that invoked the memory error handler after providing the error indication 116. Deferring recovery of errors detected during speculative loads may avoid termination of an executing program for unrecoverable errors when the speculatively loaded value is not actually required by the executing program. Deferring recovery of correctable error may improve performance by avoiding the time required to perform error recovery of unused values. It may be possible for programs to use a speculative load for testing a memory location or a device for errors prior to using the memory location or device.

In the machine 10 shown in Figure 1, flag bits 14 are associated with the registers 12. The error indication may be returned by setting a value, such as false, into the flag bit 14 associated with the register 12 that is loaded with the returned value. The program that intends to use the loaded value may check the associated flag bit 14 to determine if the value is valid. If the value is invalid, the program may issue a non-speculative load for the value to force the memory error handling routine to perform error recovery. This may terminate

10

15

20

25

30

the executing program or this may provide a corrected value to the executing program.

The error indication may be returned by setting the returned value to an invalid value. For example, if the value is an integer with a sign bit, the value of negative zero could be defined as an invalid value that could be used to provide the error indication from the memory error handler. The program that intends to use the loaded value may check the value for validity before using the value. If the value is invalid, the program may issue a non-speculative load for the value to force the memory error handling routine to perform error recovery. This may terminate the executing program or this may provide a corrected value to the executing program.

In an embodiment of the invention on a machine that does not provide a mechanism for error recovery, the executing program may terminate if an invalid is detected with issuing a non-speculative load for the value.

Error recovery is performed 120 immediately if the memory fault indication is true 102 and the speculative load indication is not true 108. The memory error handler returns 122 control to the program that invoked the memory error handler after performing error recovery 122.

In another embodiment of the invention, the memory error handler may receive a fault deferral indication 110 that is true if faults can be deferred. This allows the treatment of errors on speculative loads by the memory error handler to be controlled. Another program, such as the executing program or the operating system, may set or clear the fault deferral indication to allow or prevent deferred recovery from errors on speculative loads. If the fault deferral indication is not true 112 error recovery 120 for errors generated by speculative loads is performed immediately. In other embodiments, the fault deferral indication may provide multiple states. This may allow non-recoverable errors to be deferred and cause correctable errors to be immediately corrected 114.

It will be appreciated that the invention is applicable to a variety of machines that load values from a memory. One example would be a central processor unit (CPU) loading values from a cache memory or a random access memory (RAM) or a secondary memory, such as a disk drive. Another

15

20

25

30

example would be a peripheral processor that loads values from a peripheral device, such as a network.

The Intel® IA-64 Architecture is an example of a processor architecture that supports speculative memory loads. The use of the invention with the IA-64 Architecture will be described as an exemplary embodiment of the invention. General registers 12 in the IA-64 provide a Not a Thing (NaT) bit 14 to provide a deferred exception indicator. Floating point registers provide a Not a Thing Value (NaTVal) to provide a deferred exception indicator. The present invention can use the NaT bit or the NaTVal as the error indication that the returned value is invalid. Once a deferred exception indicator is generated, it will propagate through all uses until the speculation is checked by using either a speculation check instruction or a non-speculative use. This causes the appropriate action to be invoked to deal with the exception.

Three different programming models are supported by the IA-64 Architecture: no-recovery, recovery and always-defer. These programming models are selected by bits in the Processor Status Register (PSR). In the no-recovery model, only fatal exceptional conditions are deferred--these are conditions which cannot be resolved without either involving the program's exception-handling code or terminating the program. The inventive memory handler will defer only uncorrectable memory errors. In the recovery model, performance may be increased by deferring additional exceptional conditions. The recovery model is used only if the program provides additional "recovery" code to re-execute failed speculative computations. In always-defer model, all exceptional conditions which can be deferred are deferred. This permits speculation in environments where faulting would be unrecoverable. The inventive memory handler will defer both correctable and uncorrectable memory errors in the recovery model and the always-defer model.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.

CLAIMS

What is claimed is:

1	1.	A method of handling memory errors comprising:
2		receiving a memory fault indication that is true if an error in the memory is
3		detected while executing a memory load request to retrieve a value
4		from the memory;
5		receiving a speculative load indication that is true if the memory load
6		request was issued speculatively; and
7		if the memory fault indication is true and the speculative load indication is
8		true,
9		providing an error indication that the returned value is invalid,
10		otherwise,
11		performing error recovery.
1	2.	The method of claim 1, wherein the error indication is a flag bit associated
2	•	with the returned value.
1	3.	The method of claim 1, wherein the error indication is setting the returned
2		value to an invalid value.
1	4.	The method of claim 1, further comprising receiving a fault deferral
2		indication that is true if faults can be deferred, wherein providing an error
3		indication is performed if, in addition to the memory fault indication being
4		true and the speculative load indication being true, the fault deferral
5		indication is true.
1	5.	The method of claim 1, wherein providing an error indication is performed if,
2		in addition to the memory fault indication being true and the speculative
3		load indication being true, the error in the memory is uncorrectable.

1	6.	A machine-readable medium that provides instructions, which when
2		executed by a machine, cause the machine to perform operations
3		comprising:
4		receiving a memory fault indication that is true if an error in the memory is
5		detected while executing a memory load request to retrieve a value
6		from the memory;
7		receiving a speculative load indication that is true if the memory load
8		request was issued speculatively; and
9		if the memory fault indication is true and the speculative load indication is
10		true,
11		providing an error indication that the returned value is invalid,
12		otherwise,
13		performing error recovery.

- The machine-readable medium of claim 6, wherein the error indication is a flag bit associated with the returned value.
- 1 8. The machine-readable medium of claim 6, wherein the error indication is setting the returned value to an invalid value.
- The machine-readable medium of claim 6, further comprising receiving a fault deferral indication that is true if faults can be deferred, wherein providing an error indication is performed if, in addition to the memory fault indication being true and the speculative load indication being true, the fault deferral indication is true.
- 1 10. The machine-readable medium of claim 6, wherein providing an error indication is performed if, in addition to the memory fault indication being true and the speculative load indication being true, the error in the memory is uncorrectable.

1	11.	A machine comprising:
2		an interface to receive a value from a memory coupled to the machine;
3		a memory fault indicator that is true if an error in the memory is detected
4		while executing a memory load request to retrieve a value from the
5		memory;
6		a speculative load indicator that is true if the memory load request was
7		issued speculatively; and
8		a machine-readable medium that provides instructions, which when
9		executed by a machine, cause the machine to perform operations
10		including
11		if the memory fault indicator is true and the speculative load indicator
12		is true,
13		providing an error indication that the returned value is invalid,
14		otherwise,
15	٠	performing error recovery.
1	12.	The machine of claim 11, wherein the machine further comprises a register
2		to receive the value, and a flag bit associated with the register, wherein the
3		error indication is a defined value of the flag bit.

- 1 13. The machine of claim 11, wherein the machine further comprises a register to receive the value, and the error indication is an invalid value in the register.
- 1 14. The machine of claim 11, further comprising receiving a fault deferral
 2 indicator from the machine to indicate that faults can be deferred, wherein
 3 providing an error indication is performed if, in addition to the memory fault
 4 indicator being true and the speculative load indicator being true, the fault
 5 deferral indicator is true.

1 2 3	15.	The machine of claim 11, wherein providing an error indication is performed if, in addition to the memory fault indication being true and the speculative load indication being true, the error in the memory is uncorrectable.
1	16.	A system comprising:
2		a machine;
3		a memory coupled to the machine; and
4		a machine-readable medium that provides instructions, which when
5		executed by the machine, cause the machine to perform operations
6		including
7		receiving a memory fault indication that is true if an error in the
8		memory is detected while executing a memory load request to
9		retrieve a value from the memory,
1,0		receiving a speculative load indication that is true if the memory load
11	·	request was issued speculatively, and
12 .		if the memory fault indication is true and the speculative load
13		indication is true,
14		providing an error indication that the returned value is invalid,
15		otherwise,

1 17. The system of claim 16, wherein the machine further comprises a register
2 to receive the value, and a flag bit associated with the register, wherein the
3 error indication is a defined value of the flag bit.

performing error recovery.

- 1 18. The system of claim 16, wherein the machine further comprises a register 2 to receive the value, and the error indication is an invalid value in the 3 register.
- 1 19. The system of claim 16, further comprising receiving a fault deferral
 2 indicator from the machine to indicate that faults can be deferred, wherein
 3 providing an error indication is performed if, in addition to the memory fault

Atty Ref: 042390.P5727

4	indicator being true and the speculative load indicator being true, the faul
5	deferral indicator is true.

The system of claim 16, wherein providing an error indication is performed if, in addition to the memory fault indication being true and the speculative load indication being true, the error in the memory is uncorrectable.

ABSTRACT

A method of handling memory errors. A memory fault indication is received that is true if an error in the memory is detected while executing a memory load request to retrieve a value from the memory. A speculative load indication is received that is true if the memory load request was issued speculatively. If the memory fault indication is true and the speculative load indication is true, then an error indication that the returned value is invalid is provided, otherwise, error recovery is performed.





FIG. 1



Attorney's Docket No.: 042390.P5727

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

ERROR RECOVERY FOR SPECULATIVE MEMORY ACCESSES

the spec	ification of which			
	X	is attached hereto.		
		was filed on	as_	
		United States Application N		
		or PCT International Applic	ation Number	
: 11 2024		and was amended on	(*C 1: 11)	,
			(if applicable)) ication, including the claim(s),
known of publication publication in	or used in the United States ion in any country before no use or on sale in the United states are patented or made the storeign to the United States live months (for a utility particular particular particular particular particular properties of inventor's certificate his ion inventor's certificate his	ed States of America more that subject of an inventor's certification of America on an application tent application) or six months all information known to me to 6.	on thereof, or patented or de nan one year prior to this applie one year prior to this applie ate issued before the date of a filed by me or my legal reposition of the material to patentability ates Code, Section 119(a)-(diffied below any foreign and	escribed in any printed plication, that the same was not cation, and that the invention of this application in any resentatives or assigns more action) prior to this application. The application of the application of any foreign application of any foreign application of the application of the application of any foreign application of the application of
	APPLICATION	COUNTRY (OR	DATE OF FILING	PRIORITY CLAIMED
	NUMBER	INDICATE IF PCT)	(day, month, year)	UNDER 37 USC 119
				□ No □ Yes
				No Voc
				□ No □ Yes
				No Yes
	claim the benefit under Tit	le 35, United States Code, Secow:	ction 119(e) of any United S	□ No □ Yes
			ction 119(e) of any United S	□ No □ Yes

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:	
James Henry, Reg. No. 41,064, BLAKELY, SOKOLOFF, TAYLOR & ZA	AFMAN, LLP
(Name of Attorney or Agent)	
12400 Wilshire Blook, 7th Floor, Los Angeles, California 90025 and of	direct telephone calls to:
<u>James Henry</u> , (714) 557-3800.	
(Name of Attorney or Agent)	
I hereby declare that all statements made herein of my own knowledge are	true and that all statements made on information
and belief are believed to be true; and further that these statements were may	
statements and the like so made are punishable by fine or imprisonment, or	r both, under Section 1001 of Title 18 of the
# United States Code and that such willful false statements may jeopardize the	he validity of the application or any patent issued
thereon.	
79.01	
Notes	
The state of the s	Nhon Tooi Quach
5 Full Name of Sole/First Inventor (given name, family name)	Nhon Toai Quach
Full Name of Sole/First Inventor (given name, family name)	
mark the second	Nhon Toai Quach Date
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature	
Full Name of Sole/First Inventor (given name, family name)	
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature	Date
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature Residence Santa Clara, California USA (City, State)	Date Citizenship USA
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature Residence Santa Clara, California USA	Date Citizenship USA
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature Residence Santa Clara, California USA (City, State)	Date Citizenship USA
Full Name of Sole/First Inventor (given name, family name) Inventor's Signature Residence Santa Clara, California USA (City, State)	Date Citizenship USA

Inventor's Sig	gnature	Date	
Residence Sa	n Jose, California USA (City, State)	Citizenship USA (Count	try)
P. O. Address	40714 Camille Circle		,,
	San Jose, California 95134 USA		
Full Name of	Third/Joint Inventor (given name, family name)		
Inventor's Sig	nature	Date	
Residence	(City , State)	Citizenship (Count	(ry)
P. O. Address			
	Fourth/Joint Inventor (given name, family name)		
Inventor's Sig			
Inventor's Sig	Fourth/Joint Inventor (given name, family name)		
Inventor's Sig Residence	Fourth/Joint Inventor (given name, family name) Enature (City, State)	DateCitizenship	
Inventor's Sig Residence	Fourth/Joint Inventor (given name, family name) Enature (City, State)	DateCitizenship	
Inventor's Sig Residence P. O. Address	Fourth/Joint Inventor (given name, family name) Enature (City, State)	Date	(ציצי
Inventor's Sig Residence P. O. Address Full Name of	Fourth/Joint Inventor (given name, family name) gnature (City, State)	DateCitizenship	ry)
Inventor's Sig Residence P. O. Address Full Name of	Fourth/Joint Inventor (given name, family name) (City, State) Fifth/Joint Inventor (given name, family name)	Date	ry)

Inventor's Signature	Date	
Residence	Citizenship	
(City , State)		(Country)
P. O. Address		
		APT - PA
Full Name of Seventh/Joint Inventor (given name, family name)		
Inventor's Signature	Date	
	Citizenship	
Residence (City, State)		(Country,
P. O. Address		
		M-di-
Full Name of Eighth/Joint Inventor (given name, family name)		
Full Name of Eighth/Joint Inventor (given name, family name) Inventor's Signature Residence		
Full Name of Eighth/Joint Inventor (given name, family name) Inventor's Signature		
Full Name of Eighth/Joint Inventor (given name, family name) inventor's Signature Residence (City, State)		
Full Name of Eighth/Joint Inventor (given name, family name) inventor's Signature Residence (City, State)		
Full Name of Eighth/Joint Inventor (given name, family name) inventor's Signature Residence (City, State)		
Full Name of Eighth/Joint Inventor (given name, family name) Inventor's Signature Residence		
Full Name of Eighth/Joint Inventor (given name, family name) (inventor's Signature		
Full Name of Eighth/Joint Inventor (given name, family name) [Inventor's Signature	DateCitizenship	(Country)
Full Name of Eighth/Joint Inventor (given name, family name) (inventor's Signature	DateCitizenship	
Full Name of Eighth/Joint Inventor (given name, family name) Inventor's Signature	DateCitizenship	(Country)
Full Name of Eighth/Joint Inventor (given name, family name) [Inventor's Signature	Date Citizenship	(Country)

Full Name of Tenth/Joint Inventor (given name, family name) Inventor's Signature Date ____ Citizenship Residence (City , State) P. O. Address Full Name of Eleventh/Joint Inventor (given name, family name) Inventor's Signature Date Residence Citizenship (City , State) (Country) P.O. Address

APPENDIX A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George B. Leavell, Reg. No. 45,436; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Kurt P. Leyendecker, Reg. No. 42,799; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen. Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Thomas A. Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; Raul Martinez, Reg. No. 46,904; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells; Reg. No. P43,256, Peter Lam, Reg. No. 44,855; Gene I. Su, Reg. No. 45,140; and Steven D. Yates, Reg. No. 42,242, my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.